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The p-type quasi-mono wafer is a novel type of silicon material that is processed using a seed directional solidification technique.
This material is a promising alternative to traditional high-cost Czochralski (CZ) and float-zone (FZ) material. Here, we evaluate
the application of an advanced solar cell process featuring a novel method of ion implantation on p-type quasi-mono silicon wafer.
The ion implantation process has simplified the normal industrial process flow by eliminating two process steps: the removal of
phosphosilicate glass (PSG) and the junction isolation process that is required after the conventional thermal POCl3 diffusion
process. Moreover, the good passivation performance of the ion implantation process improves 𝑉 oc.O u rr e s u l t ss h o wt h a t ,a ft e r
metallizationandcofiring,anaveragecellefficiencyof18.55%canbeachievedusing156×156mmp-typequasi-monosiliconwafer.
Furthermore, the absolute cell efficiency obtained using this method is 0.47% higher than that for the traditional POCl3 diffusion
process.
1. Introduction
The photovoltaic (PV) industry has benefited from the
policies of many successive governments that have offered
incentives for power projects such as rooftop solar systems.
The resulting increase in demand has grown the solar energy
market by at least 20% per annum over the past ten years.
The final target of the PV industry is the achievement of
grid parity, and lowering manufacturingcosts and increasing
efficiency are very important steps in achieving this target.
Reducing silicon bulk thickness and substituting alternative
cheap materials are just two options available for lowering
the initial cost of materials. In particular, reducing silicon
bulk thickness will increase the amount of wafer per ingot
or brick, thereby reducing the price per watt. However, this
could produce a wafer handling issue, resulting in a higher
wafer breakage rate during cell and module processing.
Substituting alternative cheap materials is one solution
to reduce cost. Multicrystalline silicon (mc-Si) substrates
have traditionally been used in industrial solar cells owing
to their relatively low cost, particularly compared to that of
Czochralski (CZ) grown monocrystalline material. However,
they can suffer from low efficiency due to defects attributed
to grain boundaries. In this study, we use a p-type quasi-
mono wafer as the starting material. Single-crystal silicon
is produced according to a seed directional solidification
technique [1] typically used for multicrystalline ingots. The
p-type quasi-mono wafer produces higher cell efficiencies
than those of multicrystalline silicon material with the same
average minority carrier lifetime [1, 2].
I n c r e a s i n gs o l a rc e l le ffi c i e n c yw i l la l s ol e v e r a g ec o s t
in the solar chain. Solar cell efficiency can be improved
by various process methods, including metal-wrap-through
(MWT) solar cells [3, 4], emitter-wrap-through (EWT) cells
[5, 6], interdigitated backside contact (IBC) cells [7, 8], laser-
fired contact cells [9, 10], and ion-implanted cells [11, 12]. Of
these methods, ion implantation is one of the most attractive
and cost-effective options.
In the present study, we substitute ion implantation for
thermal POCl3 diffusion in commercial silicon solar cells,2 International Journal of Photoenergy
Figure 1: The distribution diagram for the 9 ingots used.
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Figure 2: Process flow comparison of conventional and ion-
implanted solar cell.
which allows us to eliminate two process steps: (1) phos-
phosilicate glass (PSG) removal and (2) parasitic junction
isolation. In the conventional process, PSG is generated on
the surface as a result of the reaction between phosphorous
and oxygen during the thermal diffusion step. Accordingly,
afterthermalPOCl3 diffusion,anisolationprocessistypically
required to remove the PSG layer. Moreover, there are
two ways to isolate the parasitic junction in the traditional
process: wet isolation combined with a PSG clean step and
laser isolation. However, both of these isolation processes
result in a reduction of the area of the absorption surface;
in particular, laser isolation damages the wafer surface and
causes lower efficiency.
2. Experiment
Here, we used p-type quasi-mono silicon wafers (GCL-Poly
Energy Holdings Limited) with resistivities of 0.5–3Ωcm,
thicknessesof180–200𝜇m,anddimensionsof156×156mm.
A monocrystalline seed was placed at the bottom of a
crucible, and polysilicon was then loaded on top of the seed.
The underlying seed allowed quasi-mono silicon ingots to
grow in the DS furnace. We selected 9 ingots from the center
of the brick for use as starting material. These 9 ingots had
more than 90% of their area oriented in the ⟨100⟩ direction
and less than 10% in other directions. We sliced the 9 ingots
into wafers. Figure 1 illustrates the distribution of these 9
ingots within the brick. Figure 2 presents a comparison of
the process flow for conventional thermal POCl3 diffusion
with that for ion implantation on quasi-mono silicon wafers.
Becausethe⟨100⟩crystallineareaconstitutedmorethan90%
of ingot area, an alkaline texturing method was used, and
processing was conducted using a Rena alkaline machine.
First, a saw damage removal step was required in order to
reducesurfacestresscausedbythewiresawused.Waferswere
dippedinabatchtypesystemwithTeflonmaterialwithahigh
KOH concentration (5.04wt%) without IPA solution mixing
for the saw damage removal process step. Then, anisotropic
etching with a KOH:IPA:H2Ov o l u m er a ti oo f1:1 . 6:34w a s
conducted to produce pyramids on the surface to absorb
incoming light and increase the light path in the silicon bulk.
In the commercial process, the next step would typically be
thermal POCl3 diffusion to form a p-n junction. Here, a
diffusion furnace (Tempress Systems, The Netherlands) was
used to perform thermal POCl3 diffusion. Also, 400 wafers
were placed vertically into a quartz boat; then, the boat was
m o v e di n t oaq u a r t zt u b ea n dh e a t e dt o8 4 0
∘C. The dopant
gas reacted with the silicon surface in the presence of O2 at
high temperature, with the following reactions taking place:
POCl3 + O2 򳨀→ P2O5 + Cl2 (1)
P2O5 + Si 򳨀→ SiO2 + P (2)
In the ion implantation process, an inline high-
throughput machine (>1000pcs/hr) from Varian Semicon-
ductor Equipment Associates (VSEA) was used to perform
ion implantation. Ion dopant bombarded the wafer surface,
subsequently penetrating into the wafer. We selected PH3
g a sa st h eP
+ ion source for implantation on the surface,
with a low beam energy of 10keV and a dose of 3.0 × 10
15
P
+/cm
2.H o w e v e r ,c r y s t a ld a m a g eo c c u r r e dd u r i n gt h ei o n
bombardment procedure. Inclusion of a high-temperature
annealing process step can recover this damage. A furnace
tube from Tempress Systems was used for thermal annealing.
In the annealing step, wafers were placed vertically into a
quartz boat, and the boat was moved into a quartz tube. Dry
oxide (O2) was passed into the tube, activating the dopant.
Simultaneously, a thinner silicon oxide formed on the wafer
surface according to the following reaction:
Si + O2 򳨀→ SiO2 (3)
The dry oxide annealing step was conducted to activate
the dopant and fabricate the junction. After annealing, the
dopant concentration profile was different from that for
POCl3 diffusion [13–16]. According to previous studies, the
doping concentration profile of POCl3 typically ranges fromInternational Journal of Photoenergy 3
Figure 3: The appearance of quasi-mono silicon after texturing.
an error function complement (erfc) to a Gaussian distribu-
tion, with the peak dopant concentration occurring at the
surface. Conversely, the profile for ion implantation occurs
at a specific depth below the surface. Detailed discussions of
these profiles can be found in previous studies [13–16].
After emitter formation, an isolation process was con-
ducted to remove the parasitic junction caused by POCl3
diffusion during the industrial process flow. A chemical
isolation process was performed with an inline roller type
transportation system using the InOxSide instrument from
Rena GmbH. In this process step, the parasitic junction was
r e m o v e di na ne t c h i n gb a t hw i t hH 2O:HF:HNO 3 :H 2SO4
volume ratio of 19:2:11:8.
After the isolation/annealing step, SiN𝑥 layer was applied
to act as an antireflection coating (ARC). Wafers were
automatically placed into a batch type system machine from
Centrotherm, and the layer was applied by direct plasma
deposition. The SiN𝑥 layer not only absorbs more light into
silicon, but also passivates the silicon surface. Moreover,
t h et h i c k n e s so fs i l i c o nn i t r i d eu s e di nt h ei m p l a n t a t i o n
process in the present study was thinner than that for the
conventional POCl3 process owing to the thinner silicon
oxide layer formedon thewafer surface duringtheannealing
step in the ion implantation process.
After ARC deposition, a metal contact was formed by
a Baccini belt type screen printing system and a Despatch
cofiringsystem.Duringthescreenprintingprocess,frontside
silver (Ag) paste, Dupont 17F, was printed on the frontside
surface to form three bus bars and 83 finger lines. Dupont
PV-157 was used as the backside Ag paste and Monocrystal
RX-1203 as the backside aluminum (Al) paste.
Berger Lichttechnik single-pulse solar simulators were
used to measure the basic parameters and 𝐼-𝑉 curves of
cells under standard test conditions (STCs): irradiance of
1000W/m
2, the AM 1.5 solar spectrum, and temperature of
25
∘C. Electrical characteristics (including 𝑉 oc, 𝐼sc,F F ,𝑃max,
and cell efficiency) were obtained from the 𝐼-𝑉 curves. The
shunt resistance 𝑅sh was determined from the linear slope of
the reverse dark current for each cell. The series resistance 𝑅s
was calculated from two 𝐼-𝑉 curves measured at 1000 W/m
2
and 500 W/m
2, according to IEC 891.
3. Results and Discussion
Here,wetextured2000samplesofp-typequasi-monosilicon
simultaneously. Figure 3 shows the appearance of the quasi-
mono silicon after texturing, illustrating the many different
grains that appear on the surface. Figure 4 illustrates the
pyramid topology revealed at different locations within the
waferfor30x(Figure 4(a))and550x(Figure 4(b))S EMa tthe
upperrightofthewafer.Threedifferentpyramidorientations
are shown. Figures 4(c) and 4(d) also illustrate the pyramid
topologyfor95xand350xSEMattheupperrightofthewafer ,
respectively; these are clearly different from Figures 4(a)
and 4(b). The figure indicates that quasi-mono silicon wafer
exhibitsaplanarareaafteralkalinetexturing.Figures4(e)and
4(f) illustrate the pyramid topology for 30x and 550x SEM
at the upper left of the wafer and indicate that scrapes have
appeared on the quasi-mono silicon wafer. Such differences
in topology can be seen clearly after alkaline texturing and
are likely due to differences in grain boundaries.
After texturing, a Hitachi U-4100 UV-Vis-NIR spec-
trophotometer was used to measure the reflection. U-4100
has two light sources that can measure reflection at wave-
l e n g t h so f2 4 0 – 2 6 0 0n ma n da ni n t e g r a t i n gs p h e r et h a tc a n
measure textured wafer. We selected 4 wafers randomly from
e a c hg r o u pa n dm e a s u r e d5p o i n t sa t5d i ff e r e n tl o c a t i o n s
within each wafer. Figure 5 illustrates a comparison of the
reflection from these different locations after the alkaline
texturing process.
As the figure shows, there are small differences in reflec-
tions between locations. This is likely due to the different
pyramid topologies caused by different grain boundaries.
To quantify the performance, we calculated the weighted
reflectance 𝑅𝑤% based on a previously published study [17]
as follows:
𝑅𝑤% =
∫
𝜆2
𝜆1 𝐹𝑖 (𝜆)𝑄𝑖 (𝜆)𝑅(𝜆)𝑑𝜆
∫
𝜆2
𝜆1 𝐹𝑖 (𝜆)𝑄𝑖 (𝜆)𝑑𝜆
, (4)
where 𝐹𝑖(𝜆)i st h ep h o t o nfl u xa n d𝑄𝑖(𝜆)i st h ec e l li n t e r n a l
quantum efficiency [18, 19]. Table 1 presents a comparison of
𝑅𝑤% for 5 different locations within the wafers and indicates
that 𝑅𝑤% is highest for the upper right location at 13.92%.
This corresponds to an area with a shiny appearance caused
by a different pyramid orientation and planar topology.
Conversely,thelowest𝑅𝑤%(12.94%)wasfoundforthecenter
location and is thought to be due to the single-crystalline
structure in the center.
After texturing, the next step in the ion implantation
process was ion implantation itself. For this, 1600 wafers
were automatically transferred into the chamber, and P
+ ion
sources were implanted onto the wafer surface from the ion
s o u r c e .Th e n ,w ed i v i d e dt h e1 6 0 0w a f e r si n t o4g r o u p s ,e a c h
with 400 wafers.4 International Journal of Photoenergy
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Figure 4: The pyramid topology shown by SEM at different locations within the wafer.
Table 1: Comparison of 𝑅𝑤% of five different locations within the
wafer.
Location Centre Upper
right
Lower
right
Upper
left
Lower
left
𝑅𝑤% 12.94 13.92 13.88 13.87 13.71
Table 2: Comparison of 𝑅sheet and uniformity between POCl3
diffusion and 4 different anneal processes.
𝑅sheet (ohm/sq) Ave MAX MIN Uniformity
POCL3 64.68 67.53 61.32 4.80%
Anneal 810 70.02 73.08 68.96 2.94%
Anneal 840 65.47 67.14 63.31 2.93%
Anneal 870 61.39 63.07 59.65 2.79%
Anneal 900 57.13 59.41 56.98 2.13%
These 4 groups were processed at peak temperatures of
810, 840, 870, and 900
∘C during the subsequent annealing
step. A four-point probe was used to measure the sheet
resistance (𝑅sheet). Table 2 presents a comparison of 𝑅sheet
and uniformity for POCl3 diffusion and the 4 different
annealing processes; in particular, the table indicates that
𝑅sheet d e c r e a s e dw h e nt h ep e a kt e m p e r a t u r ew a s8 1 0 – 9 0 0
∘C
and the baseline 𝑅sheet for the POCl3 diffusion process
was 64.68Ω/sq. The 𝑅sheet uniformity for thermal POCl3
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Figure 5: A comparison of the reflection at five different locations
within the wafers after the alkaline texturing process.
diffusion was 4.80%, which was worse than that for the
implantation process. In fact, the uniformity of the implan-
tation process was below 3%, likely owing to the preciseInternational Journal of Photoenergy 5
control exercised over the dose amount by the emitter in
the ion implantation apparatus. The good 𝑅sheet uniformity
and precise control also enabled a repeatable process for
fabrication of lightly doped emitter regions [20–22].
In order to obtain the best performance from the anneal-
ing step, 5 p-type quasi-mono wafers, implanted with 2.0
× 10
15 dopant ions at a beam energy of 10keV on both
faces of the wafer, were used to monitor the implied 𝑉 oc
and carrier lifetime [23] for each condition. The WCT-
120 tool from Sinton Instruments uses a quasi-steady-state
photoconductance (QSSPC) method to measure implied 𝑉 oc
andlifetime[24].Table 3 presentstheaverageimplied𝑉 ocand
lifetime for each condition. The implied 𝑉 oc for wafers doped
by thermal POCl3 diffusion was found to be 0.625V at 1 sun.
However,theimplied𝑉 oc afterhigh-temperatureannealingat
900
∘C was 0.620V, the worst among all conditions studied.
This was likely because high-temperature annealing can
degrade the lifetime and reduce the 𝑉 oc. When the annealing
temperaturewasdecreasedto840
∘C,theimplied𝑉 oc reached
0.640V; this higher implied 𝑉 oc was likely due to better
surface passivation.
In the annealing step, a thinner SiO2 layer was grown
on the wafer surface, and the ion-implanted dopant was
activated. The thickness of the SiO2 was measured by a
SemiLab LE-100PV ellipsometer. A single laser wavelength
from a 632.8nm He-Ne laser incident on the wafer surface
was used to measure the refractive index and thickness of the
dielectric layer. In this study, the ⟨111⟩ silicon polished wafer
with a dose of 3.2 × 10
15 implanted and a beam energy of
10keV on its surface was used as the control wafer. During
the annealing process, control wafers were processed simul-
taneously with the experimental p-type quasi-mono silicon
w a f e r si nt h es a m et u b e .Table 4 shows the resulting SiO2
thickness and uniformity for each condition. The thickness
of SiO2 was found to be around 17nm and was very similar
for all the different conditions. Moreover, the uniformity of
SiO2 was improvedat higher annealing temperatures, and we
found good SiO2 t h i c k n e s su n i f o r m i t y( b e l o w1 . 3 %f o re a c h
annealing condition).
After the junction formation step, SiN𝑥 was deposited on
the silicon surface by PECVD. In contrast to the industrial
process, the thickness of the silicon nitride must be modu-
lated during this process owing to the thinner oxide on the
surface.Inordertominimizethereflectionfromthefrontside
of the cell, a 57nm SiN𝑥 layer was deposited on top of the
SiO2. We selected 4 wafers for each condition after the ARC
process and measured 5 points at different ⟨100⟩ locations
within each p-type quasi-mono wafer. Figure 6 illustrates the
comparison of average reflection between POCl3 diffusion
andtheionimplantationprocessafterdepositionoftheARC.
At short wavelengths, the reflection from samples treated by
POCl3 diffusion was lower than that of samples treated by
ionimplantation.AccordingtotheSchusterdiagram[25],the
optimum refractive index of the inner n1 and outer n2 layers
of the silicon substrate can be calculated as follows for zero
reflection:
𝐴𝐵
𝐶𝐷
>0 , (5)
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Figure 6: The average reflection for the POCl3 diffusion and
implantation process after SiN𝑥 deposition.
where
𝐴=𝑛 𝑜 −𝑛 𝑠,𝐵 = 𝑛 𝑜𝑛
2
2 –𝑛𝑠𝑛
2
1,
𝐶=𝑛 𝑜𝑛𝑠 −𝑛
2
2,𝐷 = 𝑛
2
1 –𝑛𝑠𝑛𝑜.
(6)
As explained previously, based on detailed calculations
[25], better optical performance can be achieved by using a
low-high refractive index design, in which the outer layer
has a low refractive index and the inner layer has a high
refractiveindex,onthesiliconsubstrate.However,thedesign
of the ARC in our ion implantation process displayed the
opposite characteristics; the outer SiN𝑥 and inner SiO2 layers
had refractive indexes of 2.03 and 1.46, respectively. Such
high-low design tends to cause higher reflection at short
wavelengths. In the long-wavelength range, the reflection
following implantation was lower than that following POCl3
diffusion, because the wafer had a planar backside surface
owing to the wet chemical isolation process that used HNO3
a n dH Ft or e m o v et h eb a c k s i d ep - nj u n c t i o na ft e rP O C l 3
diffusion. Table 5 presents a comparison of 𝑅𝑤% between
POCl3 diffusion and ion implantation after SiN𝑥 deposition.
It is clear that 𝑅𝑤% resulting from implantation was 4.64%,
which is better than that from the POCl3 process (which was
5.51% after deposition of the ARC).
After ARC deposition, the wafers were subjected to
screen printing and cofiring processes. Figure 7 illustrates
ac o m p a r i s o no f𝑉 oc and 𝐼sc between POCl3 diffusion and
the implantation process for each condition and indicates
that higher annealing temperatures resulted in lower 𝑉 oc and
𝐼sc.Th e𝑉 oc for the implantation process with an annealing
temperature of 900
∘Cw a st h el o w e s to fa l l ,l i k e l yb e c a u s e
high-temperature annealing can degrade carrier lifetime and
𝑉 oc; this is in accordance with the results of the WCT-
120 measurements. Based on the heavy doping produced
by high-temperature annealing, 𝐼sc was lowest following
high-temperature annealing at 900
∘C. When the annealing
t e m p e r a t u r ew a sr e d u c e dt o8 7 0
∘C, 𝑉 oc reached 0.623V,6 International Journal of Photoenergy
Table 3: Implied 𝑉 oc and lifetime.
POCl3 Anneal 900 Anneal 870 Anneal 840 Anneal 810
Implied 𝑉 oc (V) 0.625 0.620 0.624 0.64 0.638
Lifetime (𝜇s) 30.24 24.67 29.43 53.44 50.73
Table 4: The results of SiO2 thickness and uniformity.
POCl3 Anneal 900 Anneal 870 Anneal 840 Anneal 810
SiO2 thickness (nm) x 17.63 17.56 17.21 17.02
Uniformity (%) x 0.81% 0.92% 1.05% 1.21%
Table 5: Comparison of 𝑅𝑤%betweenPOCl3 diffusionandimplan-
tation after ARC deposition.
POCl3 Implant
𝑅𝑤% 5.51% 4.64%
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Figure 7: 𝑉 oc and 𝐼sc for the POCl3 diffusion and implantation
processes.
which was higher than that for the POCl3 diffusion process.
However, 𝐼sc was still lower than that for POCl3diffusion
owing to the lower 𝑅sheet of 61.36Ω/sq. As the annealing
temperature reached 840
∘C, 𝑉 oc reached its highest value
of 0.636V. As shown in Figure 8, 𝑅s was highest for the
implantationprocesswithanannealingtemperatureof810
∘C,
likelybecausethehighestsheetresistance(70.02Ω/sq)would
haveproducedtheworstmetalcontact.Besidesthecondition
of annealing temperature at 810
∘C, the 𝑅s of the implanta-
tion process is lower than that of POCl3 diffusion process.
This was likely due to good 𝑅sheet uniformity caused by
precise doping control by the ion implantation instrument.
Moreover, higher annealing temperatures can achieve heavy
doping and result in good contact with metal. As shown
in Figure 9, the higher annealing temperature also caused
al o w e r𝑅shunt, because a higher annealing temperature
1.6
1.8
2
2.2
2.4
2.6
2.8
3
Process
78
78.2
78.4
78.6
78.8
79
79.2
79.4
F
F
 
(
%
)
 FF
𝑅
s
(
o
h
m
)
A
n
n
e
a
l
9
0
0
A
n
n
e
a
l
8
7
0
A
n
n
e
a
l
8
4
0
A
n
n
e
a
l
8
1
0
B
a
s
e
l
i
n
e
 
(
P
O
C
l
3
)
𝑅s
Figure 8: 𝑅s and FF for the POCl3 diffusion and implantation
processes.
degrades the bulk lifetime, which lowers 𝑅shunt.Th eF F
of the implantation process was highest for an annealing
temperature of 840
∘Co w i n gt ot h el o w e r𝑅s and higher
𝑅shunt performances. Moreover, the best average efficiency
of 18.55% was found for the implantation process with an
annealing temperature of 840
∘C( Figure 10). All electrical
characteristics are presented in Table 6. In general, higher
efficiency was found to result from higher 𝑉 oc and 𝐼sc.
Therefore, our results indicate that quasi-mono silicon wafer
produced by ion implantation can improve photovoltaic cell
efficiency. Table 7 presents the cell conversion cost per watt
for traditional and implant processes for the quasi-mono
w a f e rs u b s t r a t e .I ti sc l e a rt h a tt h ec o s to ft h et r a d i t i o n a l
process (0.1664 USD) was much higher than that of the
implant process (0.1617 USD).
4. Conclusions
In this study, we investigated a novel type of silicon material,
the quasi-mono wafer, for use in high-efficiency solar cells.
We produced this material by ion-implanted emitter forma-
t i o na n dw e r ea b l et or a i s et h ea b s o l u t ec e l le ffi c i e n c yo faInternational Journal of Photoenergy 7
Table 6: Characteristics of POCl3 diffusion and implantation processes.
𝑈oc 𝐼sc 𝑅s 𝑅sh FF 𝑁Cell 𝐼rev1
Baseline (POCl3) 0.622 8.96 2.50 756 79.07 18.08 0.03
Anneal 900 0.616 8.68 1.90 59.82 78.11 17.17 0.47
Anneal 870 0.623 8.89 2.26 42.71 78.00 17.76 0.65
Anneal 840 0.636 9.02 2.50 86.34 78.70 18.55 0.52
Anneal 810 0.632 9.04 2.60 83.43 78.15 18.37 0.55
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Figure 9: 𝑅shunt a n dF Ff o rt h eP O C l 3 diffusion and implantation
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Figure 10: Efficiency for the POCl3 diffusion and implantation
processes.
Table7:Thecellconversioncostperwattoftraditionalandimplant
processes on quasi-mono wafer substrate.
Station/process Traditional process Implant process
Texturing (USD) 0.07 0.07
Implant (USD) 0.08
Anneal (USD) 0.05
Diffusion (USD) 0.068
PSG clean (USD) 0.033
Wet isolation (USD) 0.036
SiN (USD) 0.075 0.08
Screen printing (USD) 0.45 0.45
Conversion cost (USD) 0.732 0.73
Cell efficiency (%) 18.08% 18.55%
Wafer area (m
2) 0.024336 0.024336
Watts/wafer 4.40 4.51
Cell conversion cost
Per watt (USD)
0.1664 0.1617
quasi-mono silicon wafer by 0.47% by following a simplified
process flow that eliminates the PSG strip and junction
isolation steps. The 𝑅sheet uniformity from implantation was
foundtobebetterthanthatfromthePOCl3 diffusionprocess
owing to the precise dopant control exercised by the ion
implantation instrument. After activation by an annealing
process, the implied 𝑉 oc from the implantation process with
an annealing temperature less than 900
∘Cw a sf o u n dt ob e
better than that from the POCl3 diffusion process; this was
likely due to the good surface passivation caused by the
implantationandannealingprocesses.However,owingtothe
thinnerSiO2 formedonthesurfacebytheannealingprocess,
the thickness of the silicon nitride should be modified to
minimize 𝑅𝑤%. After metallization, we achieved an average
cell efficiency of 18.55%.
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